Frame Dropping Algorithms for Dynamic Voltage Scaling in Battery-Aware Low-Power Video Decoding

نویسندگان

  • Chie Dou
  • Yong-Lin Lee
چکیده

National Yunlin University of Science and Technology No. 123, Section 3, University Road 64002 Touliu, Yunlin, Taiwan Abstract. Dynamic voltage scaling (DVS) is an effective technique for low-power video decoding in battery-aware mobile devices. Once a frame is decoded, the processor waits until its deadline, when the frame must be played out. This waiting time is used to exploit the advantage of DVS. However, the predicted decoding time of a frame may exceed its deadline (or called expected decoding time, EDT). The decoding of a frame may be deferred or even the frame may be dropped when frames with large predicted decoding times occurred in a burst. This paper proposes two types of frame dropping algorithms to maintain the energy efficiency of DVS in MPEG decoding; meanwhile, to avoid consecutive frame dropping to preserve the quality of video playing. The difference between these two algorithms is determined by when and how to drop a frame. The first algorithm, called Late_dropping algorithm, selects a frame to drop when the deferred decoding time of a frame is larger than one EDT. And the second algorithm, called Early_dropping algorithm, selects a frame to drop when the deferred decoding time of a frame is larger than one half of an EDT. Performance comparisons between these two algorithms have been investigated, using a heavy burst interval in a sample video clip as an evaluation basis. Although Early_dropping algorithm produces almost twice more dropping situations than that of Late_dropping algorithm, it acquires better DVS application and thus saves more battery energy to about 20% than that of Late_dropping algorithm. Evaluation results also show that for both algorithms frame dropping will never be occurred in consecutive.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A Comparative Study of Dynamic Voltage Scaling Techniques for Low-Power Video Decoding

This paper presents a comparison of power-aware video decoding techniques that utilize Dynamic Voltage Scaling (DVS) capability. Three techniques were simulated and compared in terms of power consumption, accuracy, and deadline misses. The simulation results show that the dynamic per-frame technique, where the decoding time prediction adapts to the particular video being decoded, is the most pr...

متن کامل

Dynamic voltage scaling techniques for power efficient video decoding

Abstract This paper presents a comparison of power-aware video decoding techniques that utilize Dynamic Voltage Scaling (DVS) capability. These techniques reduce the power consumption of a processor by exploiting high frame variability within a video stream. This is done through scaling of the voltage and frequency of the processor during the video decoding process. However, DVS causes frame de...

متن کامل

Static Task Scheduling Algorithms Based on Greedy Heuristics for Battery-Powered DVS Systems

The principles for good design of battery-aware voltage scheduling algorithms for both aperiodic and periodic task sets on dynamic voltage scaling (DVS) systems are presented. The proposed algorithms are based on greedy heuristics suggested by several battery characteristics and Lagrange multipliers. To construct the proposed algorithms, we use the battery characteristics in the early stage of ...

متن کامل

Dynamic voltage and frequency scaling scheme for an adaptive LDPC decoder using SNR estimation

In this paper, we propose a low-power adaptive low-density parity check (LDPC) decoder that utilizes dynamic voltage and frequency scaling to reduce power consumption. Most existing adaptive LDPC decoders have focused only on the decoding performance based on the signal-to-noise ratio (SNR) estimation. However, significant idle power is consumed when the decoder awaits the next frame after proc...

متن کامل

A 50% Power Reduction in H.264/AVC HDTV Video Decoder LSI by Dynamic Voltage Scaling in Elastic Pipeline

We propose an elastic pipeline that can apply dynamic voltage scaling (DVS) to hardwired logic circuits. In order to demonstrate its feasibility, a hardwired H.264/AVC HDTV decoder is designed as a real-time application. An entropy decoding process is divided into context-based adaptive binary arithmetic coding (CABAC) and syntax element decoding (SED), which has advantages of smoothing workloa...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2012